网络万千资源
服务广大工程师

Synopsys ESP-CV 2012.12 SP1 Linux

ESP是常用的定制设计全功能验证,如嵌入式存储器,自定义宏,标准单元和I / O单元库的一个形式等效性检查工具。它是用来确保两个设计表示在功能上是等价的。这些设计可以被描述为Verilog Models,RTL,RTL, UDP’s, gates, 或者 SPICE netlist views。


Synopsys ESP-CV 2012.12 SP1 Linux (设计全功能验证) | 610 mb

ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries. It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDP’s, gates, or SPICE netlist views.
With the increasing complexity and importance of memories in modern ICs, there is a clear need for new tools and techniques for the design and verification of embedded memory blocks. ESP-CV puts formal technology into the memory designer’s hands raising their confidence in the quality of the design, simplifying the testing process and increasing the overall verification productivity.

Key Benefits

  • Fast and broad coverage quickly finds bugs yielding higher quality
  • Supports new device technologies through Device Model Simulation and increases productivity
  • Directly verifies the SPICE netlist, eliminating the need for gate-level abstraction

Language: English
Operating Systems: RedHat Entrprise Linux 4.x-5.x

Download 百度云 (用户下载区)

您需要先后,才能查看此隐藏内容!You should to see hidden content.

1.请使用IDM下载工具下载,WinRAR 5.x解压缩,解压密码:www.poqsoft.com;
2.本站所有VIP会员文件经卡巴斯基杀毒软件查杀,绝不带任何后门病毒;
3.不要为了省顿饭钱浪费大量时间,不要为了贪图便宜而被骗,专业技术绝对有保障。

赞(0) 打赏
未经允许不得转载:资源交互平台 » Synopsys ESP-CV 2012.12 SP1 Linux
分享到: 更多 (0)

评论 抢沙发

评论前必须登录!

 

觉得文章有用就打赏一下文章作者

支付宝扫一扫打赏

微信扫一扫打赏